

Instruction Formats :-

1. One byte Instruction :

This format is only one byte long and may have the implied data or register operands. The least significant 3-bits of the opcode are used for specifying the register operand, if any.

2. Register to Register :

This format is 2 bytes long. The first byte of the code specifies the operation code and width of the operand specified by w bit. The 2nd byte of the code shows the register operands and R/M field.

D7	D1	D0	D7 D6	D5	D4 D3	D2	D1 D0
OP CODE	w		11	REG	R/M		

3. Register to/from Memory with no Displacement :


This format is also 2 bytes long and similar to the register to register format except for the MOD field.

D7	D1	D0
opcode	w	

D7 D6	D5	D4 D3	D2	D1	D0
MOD	REG	R/M			

4. Register to / from memory with Displacement :


It contains one or two additional bytes for displacement along with 2-byte the format of the register to / from memory without displacement.



5. Immediate Operand to Register:


the first byte as well as the 3-bits from the second byte which are used for REG field in case of register to register format are used for opcode.

It also contains one or two bytes of immediate data.



6. Immediate operand to memory with 16-bit Displacement

It requires 5 or 6 bytes for coding. the first 2 bytes contain the information regarding OPCODE, MOD, & R/M fields. the remaining 4 bytes contain 2 bytes of displacement & 2 bytes of data.



MACRO:-

```
Adder Macro  
Add AL,BL  
MOV [2000],AL  
endm
```

```
UP: MOV AL,N1  
     MOV BL,N2  
     Adder  
     JMP UP  
     INT 03
```

when ever we need to use a group of instructions several times through out a program, there are two ways, we can avoid having to write the group of inst. each time we want to use it. one way is to write the group of inst. as a separate procedure. and another is MACRO.

when the repeated group of inst. is too short or not appropriate to be written as a proc. we use a macro. A MACR is a group of inst. at the start of our program. Every time you see a macro name in the program, the assembler replaces it with the group of inst. defined as the macro. at the start of the prog.

Dis Advantage of using MACRO is the ^{Assemble} generates machine codes for the group of ins. each time the MACRO called, this will make the prog. take up more memory than procedure. using a MACRO avoids the overhead time involved in calling and returning from a procedure.

Addressing Modes of 8086 :

Addressing mode indicates a way of locating data or operands depending upon the data types used in the instruction. According to the flow of instruction execution, the instructions may be categorised as

- 1, sequential control flow instructions and.
- 2, control transfer instructions.

sequential control flow instructions are the instructions which after execution, transfer control to the next instruction appearing immediately after it in program.

eg: Arithmetic, logical, data transfer

The control transfer instructions, earlier known as the instructions which after execution, transfer control to the some predefined address in the program.

eg: INT, CALL, RET, RETI, & ~~JMP~~ JUMP ..

Addressing Modes for sequential control flow instructions:

- 1, Immediate : Here, immediate data is a part of instruction,

eg: MOV AX, 0015H : Here 0015H is immediate data, which is stored into AX register.

Effective address : No effective address

2. Direct : In the direct addressing mode, a 16-bit memory address (offset) is specifier of the data is specified in the instruction.

eg: `MOV AX, [1000H]` : Here the data resides in a memory location $[1000]$ is copied into Ax register.

Effective address: $10H * DS + \text{offset address}$
 $= 10H * DS + 1000H$

3. Register : Here, the data is stored in a register & it is referred using the particular register. All the registers except IP, may be used in this mode.

eg: `MOV AX, BX` : the content of BX is copied into AX register; there is no effective address.

4. Register Indirect : the address of memory location which contains data or operand is determined in an indirect way, using the offset register, BX .

eg: `MOV AX, [BX]` : the content in the address specified by BX register is copied into AX register.

<u>Before execution</u>	<u>After execution</u>	Effective address = $10H * DS + BX$
$AX: 0001H$ $BX: 1000H$ $CX: 0005H$ $1000: 20H$	$AX: 0020H$ $BX: 1000H$ $CX: 0005H$ $1000: 20H$	

2.5

5. Indexed : The address of memory location which contains data or operand is determined in an indirect way, using the indexed registers, it is known as Indexed addressing mode.

eg: `Mov Al, [SI] (08) Mov Al, [DI]`

Here, the content in the address specified by SI (08) DI is copied in to Al.

<u>Before execution</u>	<u>After execution</u>	Effective address =
Al : 01h	Al : 20h	$10H * DS + SI/DI$
SI : 1000h	SI : 1000h	
1000 : 20h	1000 : 20h	

6. Register Relative : Here, data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers; BX, BP, SI, DI.

eg: `Mov Al, 50H[BX]` : Here, the contents in the address specified by $[BX + 50]$ is copied in to Al.

<u>Before execution</u>	<u>After execution</u>	Effective Address =
Al : 59H	Al : 19h	$10H * DS + BX + 50h$
BX : 1000h	BX : 1000h	
1000 : 40h	1000 : 40h	
1050 : 19h	1050 : 19h	

7. Base Indexed: Here, the effective address is formed by adding content of a base register (BX or BP) to the content of an index register (SI / DI).

Eg: $MOV AL, [BX][SI]$: Here, the content in the address specified by $[BX + SI]$ is copied into AL register.

Effective address: $10H * DS + BX + SI$

8. Relative Based Indexed: The effective address is formed by adding an 8 (or) 16-bit displacement with the sum of content of any one of the base registers (BX or BP) and any one of the index registers.


Eg: $MOV AL, 50H[BX][SI]$: Here, the content in the address specified by $(50 + BX + SI)$ is copied into AL register.

Effective address: $10H * DS + 50 + BX + SI$

Addressing modes for control transfer instructions:

for the control transfer instructions, the addressing modes depend upon whether the destination location is within the same segment or in a different one.

Modes of control transfer instructions



If location to which the control is to be transferred lies in a different segment other than current one, the mode is called inter segment mode. If the destination location lies in the same segment, the mode is called intra segment mode.

9. Intra segment Direct mode: Here, the address to which the control is to be transferred lies in the same segment in which the control transfer instruction lies and appears directly in the instruction as an immediate displacement value.

eg: Jump UP ;

10. Intra segment Indirect mode: Here the ~~displacement~~
to which the control is to be transferred, is in the same
segment in which the control transfer instruction lies,
but it is passed to the instruction indirectly.

eg: `Jmp [BX];`

11. Inter segment Direct: Here, the address to which
the control is to be transferred is in a different
segment and the instruction the address to which the
control transfers is specified directly in the instruction.

eg: `Jmp 5000H : 2000H;`

12. Inter segment Indirect: Here, the address to
which the control is to be transferred lies in a
different segment and it is passed to the instruction
indirectly.

eg: `Jmp [2000H]`

Arithmetic Instructions:

Instruction	operation	Example.
ADD	the content of source and destination operands are added and result is stored in to destination. source: immedi, direct, Register, indirect destinat: direct, Register, indirect.	Add AL, BL. Add AX, [5000] Add AX, 1111h.
ADC	the content of source & dest. operands are added with carry flag and result is stored in to destination.	Adc AL, BL $AL \leftarrow AL + BL + CF$
INC	the content of specified operand is incremented by 1. (direct/ Regis/indirect)	inc AL
DEC	the content of direct/Registers/indirect is decremented by 1.	dec AL
SUB	the content of destination operand is subtracted with source operand & result is stored in to destination.	sub AL, BL $AL \leftarrow AL - BL$
SBB	the content of destination ope. is subtracted with source ope. & with carry flag & result stored in destinat.	sbb AL, BL $AL \leftarrow AL - BL - CF$
CMP	this instruction compares the source and destination operands, result reflects in Flag register. source: imm / direc / reg / indir. desti: dir / reg / indir.	cmp AL, BL cmp BX, [SI]

Instruction	Operation	Example.
AAA ASCII Adjust after Addition.	After addition of two ASCII numbers, to make result valid. AAA instruction must be used.	AAA
AAS ASCII Adjust AL after subtraction.	After subtraction of two ASCII no. to make result valid. AAS instr. must be used.	AAS
AAM ASCII adjust after multiplication.	After multiplication of two ASCII no. to make result valid. AAM instr. must be used.	AAM
AAD ASCII Adjust before division.	Before performing division op. of ASCII no. AAD should write. It converts two unpacked BCD to its eqv. binary.	AAD.
DAA Decimal Adjust Accumulators.	It converts the result of the addition of two packed BCD no. to a valid BCD. It affects AF, CF, PF & SF flags.	DAA
DAS Decimal adjust after subtract.	It converts result of sub. of two packed BCD no. to a valid BCD no. It affects AF, CF, SF, PF & SF flags.	DAS
NEG negate	It performs 2's compliment of specified operand, and result is stored in the same operand.	Neg AL Neg [1111h]
CBW	converts a signed byte to a signed word. It copies the sign bit of a byte to be convert into higher byte of word. source : AL (only), dest : AX (only).	CBW
CWD	converts a signed word to double word source : AX (only), dest : DX AX (only)	CWD

instruction	operation	Example.
MUL	<p>multiples unsigned source & destination operands, Results stored in to destination operant.</p> <p>source: Reg / direct / indirect / destination : AL (08) AX</p>	MUL BL $AX \leftarrow AL * BL$ MUL CX $DX AX \leftarrow A * CX$
IMUL	<p>multiples signed source with dest. operands & result stored in dest. op.</p>	IMUL BX
DIV	<p>It divides an unsigned word (08) double word must be AX (08) DX AX with unsigned byte (08) word.</p> <p>source: Reg/dire/indi ; dest: AX/DX AX</p>	DIV BL $\frac{AX}{BL} Q: AL$ $R: AH$ DIV BX $\frac{DX AX}{BX} Q: AX$ $R: DX$
IDIV	<p>It divides a signed word (08) double word with signed byte (08) word operand.</p> <p>source : Reg / direct / indirect destina : AX / DX AX</p>	IDIV BL

Logical Instructions :

Instruction	Operation	Example
AND	It performs logical AND oper. between source & desti. operand and result stored in desti. opera. source: Imm / reg / direct / indirect. desti : reg / direct / indirect.	AND AL, BL AND [1000], CL AND AX, [111]
OR	It performs logical OR operation. source: Imm / reg / direct / indir. desti : reg / dir / indirect.	OR AL, BL
NOT	It performs 1's compliment of operand & result stored in same operand ; reg / dir / indir	NOT AL
XOR	It performs logical XOR operation.	XOR AX, BX
TEST	It performs logical compare, by ANDing each bit. Result not stores but OF, CF, SF, ZF & PF flags affected.	TEST AX, BX Test [0511], 06h

Instruction	Operation	Example
SHL/SAL logical/arithmetic left	these ins. shift the operand bit by bit to the left and insert zero's in the newly introduced LSB's. the count must be in CL.	SHL AL, 01 SAL AL, 01 SHL AL, CL
SHR shift logical right	shifts operand bit by bit to right & insert zero's in the ^{nearly introduced} MSB's.	SHR AL, CL
SAR shift Arithmetic right	shifts operand bit by bit to right & insert MSB in the nearly introduced MSB's	SAR AL, CL
ROR rotate right without carry	shift operand bit by bit right & insert a LSB in the newly introduced MSB's.	RO R AL, CL
ROL rotate left without carry	shift operand bit by bit left & insert MSB in the newly introduced LSB's.	ROL AL, CL
RCR rotate Right through carry	shifts operand bit by bit right & insert LSB in to carry flag, then nearly introduced MSB copied with CF.	RCR AL, CL
RCL rotate Right left with carry	shift operand bit by bit left, nearly introduced LSB is inserted with CF & CF is copied with MSB.	RCL AL, CL

String Manipulation Instructions

(b)

2.16

Instruction	Operation	Example
MOVSB	string of byte stored at DS: SI copied into ES: DI.	MOVSB
MOVSW	word string of word stored at DS: SI copied into ES: DI.	MOVSW
CMPSB/w	It compares a byte string of word stored at DS: SI with a string of byte or word stored at ES: DI.	CMPSB ; CMPSW.
SCASB/w	It compares a string of byte (or) word in AL (or) AX with a string of byte (or) word in ES: DI.	SCASB ; SCASW ;
LODSB/w	string of byte or word stored at DS: SI copied into AL (or) AX register.	LODSB ; LODSW
STOSB/w	string of byte (or) word stored at AL (or) AX register is copied into ES: DI.	STOSB ; STOSW .
REP	It is used as prefix for instruction. It repeats the particular instruction till counter (cx) becomes zero, decrements cx by 1 each time increments STOSI register by 1 each time	REP: Movsb

Flag manipulation instructions :

Instruct.	Operation	Example
CLC	clear carry flag	CLC
STC	set carry flag	STC
CMC	complement carry flag	CMC
CLD	clear Directional flag	CLD
STD	set Directional flag	STD
CLI	clear Interrupt flag	CLI
STI	set Interrupt flag	STI

Machine control Instructions:

wait	Wait for test I/P pin to go low
HLT	halt the processor
NOP	no operation till 4 clock cycles.
ESC	Escape to external devices like NDP
LOCK	BUS lock instruction prefix

Control Transfer (or) Branching Instructions:

control transfer instructions transfers the flow of execution of the program to a new address specified in the instruction. This type of instructions are classified in to two types :

Unconditional control transfer Instructions :

The execution control is transferred to the specified location independent of any status (or) condition.

Instruc.	Operation	Example.
Call	This instruction is used to call a subroutine. The execution control transfers to subroutine. The address of subroutine specified in the instruction directly/indirectly	call delay
RET	This instruction returns the execution control from subroutine to Main Program. The last instruction of subroutine must be RET. This instruction retrieve addresses of old CS & old IP from stack.	RET

Instruction	Operation	Example.
INT N	when an INT N instruction is executed, the type byte N is multiplied by 4 and the content of IP & CS of the interrupt service routine will be taken from vector table. ISR executes.	INT 03H
INTO	Interrupt on overflow. This command is executed, when the overflow flag OF is set.	INTO
IRET	This instruction returns the execution control from ISR to Main program.	IRET
JMP	This instruction unconditionally transfers the control of execution Jmp up. to the specified address in the program.	
LOOP	This instruction unconditionally transfers the control of execution to the specified address until the CX (counter) becomes zero.	

conditional Branch instructions

Instruction	operation.	example.
JZ/JE	Transfer execution control if Z.F=1	JZ UP
JNZ/JNE	Trans. exe. ctrl if Z.F = 0	JNZ UP ;
JS	Trans. exe. ctrl. if S.F : 1 (-ve)	JS back;
JNS	Trans. exe. ctrl. if S.F : 0 (+ve)	JNS back;
JO	Trans. exe. ctrl. if O.F : 1	JO repeat
JNO	Trans. exe. ctrl. if OF : 0	JNO repeat.
JP/JPE	Trans. exe. ctrl if P.F : 1	JP back.
JNP	Trans. exe. ctrl if P.F : 0	JNP back.
JB/JNAE/JC	Trans. exe. ctrl. if C.F : 1	JC back.
JNB/JAE/JNC	Trans. exe. ctrl. if C.F : 0	JNC UP.
JBE/JNA	tran. exe. ctrl. if C.F=1 & Z.F : 1	JBE back.
JNBE/JA	tran. exe. ctrl. if C.F : 0 & Z.F = 0	JA UP
JL/JNGE	Tr. exe. ctrl. if neither S.F : 1 nor OF : 1	JL UP
JNL/JGE	Tr. exe. ctrl if neither SF : 0 nor OF : 0	JNL UP.
JLE/JNC	Tr. exe. ctrl. if Z.F : 1 (or) neither SF nor OF is 1	JLE UP
JNLE/JE	Tr. exe. ctrl if Z.F = 0 (or) at least any one of S.F & OF is 1 (both not 0)	JE op.

conditional loop instructions.

Instruction	Operation	Example.
loopz / loopne	Repeats the loop till Z.F is set.	loopz up
loopnz / loopne	Repeats the loop till Z.F	loopnz back

(23) 2.

Instruction Set of 8086:

Data copy/transfer Instructions:

Instruction	Operation	Example.
MOV	<p>Copies content ^{to} destination _{from} source.</p> <p>source: Immediate, direct, Register, indirect destination: Register, direct, indirect</p>	MOV Ax, Bx; MOV Ax, 1111h MOV [SI], AL
PUSH	<p>copies content in to stack.</p> <p>SP decrement by 1 for byte op. SP dec. by 2 for word operation</p>	Push Ax Push DS Push [5000]
POP	<p>copies content from stack to specified Registers/Memory/.</p> <p>SP inc. by 1(08) 2.</p>	POP Ax POP [5000].
XCHG	<p>this instruction exchanges the contents of specified source & destination.</p>	XCHG Ax, Bx XCHG [5000], AX
* IN	<p>this instruction used to read the i/p port.</p> <p>source: AL (08) AX only destination: address (08) DX only</p>	IN AL, BX IN AX, FFFFh.
* OUT	<p>this instruction is used for writing to an output port.</p> <p>source: address (08) DX only destination: AL (08) AX only</p>	OUT DX, AX OUT FFF9h, AL.
XLAT	<p>this inst. copies content in to AL from the address specified by [AL+BX]. It uses look up tables.</p>	XLAT

Instruction	Operation	Example.
LEA load effective Address	this ins. loads the effective address formed by destination operand in ^{source} to the specified source register ^{destination} .	LEA BX, ADR
LDS/LES Load Pointer to DS/ES	this instruction loads DS/ES and the specified destination register with the content of memory location specified in the source.	LDS BX, 5000h. 5000:01 DS:0403 5002:02 BX:0201 5003:03 5004:04
LAHF	this instruction loads the AH register with the lower byte of flag register.	LAHF
SAHF	this instruction loads the lower byte of flag register with contents of AH.	SAHF
PUSHF	this ins. pushes the contents of flag register in to stack. SP decremented by 2	PUSHF
POPF	this ins. load the flag register with contents of stack. SP incremented by 2	POPF

Assembler Directives : directions to the Assembler, not instructions for the 8086, for TASM, MASM.

1, DB : Define byte : the DB directive is used to

eg: ax db 49h,98h

eg: ax1 db 'THOMAS'

eg: ax2 db 10 dup(?)

reserve byte or bytes of memory

locations in the available memory.

2, DW : Define word : the DW directive is used to

eg: ECF db 10 dup(0)

reserve word or words of memory

locations in the available memory.

3, DQ : Define Quad word : this directive is used to direct

the assembler to reserve 4 words

of memory for the specified variable

and may initialise it with the

specified values.

4, DT : Define Ten bytes : the DT directive directs the assembler

to define the specified variable requiring

10 bytes for its storage and initialise

10 bytes with the specified values.

5, ASSUME : Assume : the ASSUME directive is used to

logical segment name inform the assembler, the name of

eg: Assume cs:code, ds:data. the logical segments to be assumed for different segments used in the program.

6, END : End of Program : the END directive marks the end

of an ALP.

7. ENDP : End of procedure : the ENDP directive is used to indicate the end of procedure.

8. ENDS : End of segment : this directive marks the end of a logical segment.

9. EVEN : Align on. EVEN memory Address : the EVEN directive updates the location counter to the next even address.

10. EQU : equate : the directive EQU is used to assign a label with a value or a symbol. The use of this directive is just to declare the occurrence of the numerical values or constants in a programming code.
eg: $\times \text{ EQU } 03h$

11. EXTRN : External and public : the EXTRN directive is used to tell the assembler that the names or labels following the directive are in some other assembly module.
eg: EXTRN divisor:word .

12. GROUP : Group the Related segments : the GROUP directive is used to tell the assembler to group the logical

Assume $\text{sys GROUP code,data,stack,Extra,}$ one logical group segment.
 $\text{Assume cs:sys, ds:sys, ss:sys, es:sys}$

13, LABEL : label : The LABEL directive is used to assign a name to the current content of the location counter.

14, LENGTH : byte length : Actually this directive is not available of a label in MASM. This is used to refer to the eg: MOV CX, length ax1. length of a data or a string.

15, OFFSET : offset of , when the assembler comes across the a label 'OFFSET' operator along with a label, it first computes the 16-bit displacement of a particular label, and replaces the string 'OFFSET LABEL' by the computed displacement.

16, PROC : procedure : The PROC directive marks the start of the named procedure in the statement.

17, SEG : segment of , the SEG operator is used to decide the a label segment address of a label, variable (or) procedure.

18, SEGMENT : logical : The SEGMENT directive marks the starting segment of a logical segment.

Eg: code segment

Eg: data segment

19. GLOBAL : the labels, variables, constants or procedures

eg: Global divisor: word declared 'GLOBAL' may be used by other
→ divisor is variable of module of the program.
type word.

20. PUBLIC : 'PUBLIC' directive is used along with the

eg: Public Divisor, Dividend. EXTRN directive. This informs that the labels
variables, or procedures declared PUBLIC
may be accessed by other assembly modules.

21. ORG : origin : the 'ORG' directive directs the assembler

to start the memory allotment for the
eg: ORG 2000h. particular segment, block or code from
the declared address in the ORG statement.

22. PTR : pointer : the pointer operator is used to declare

eg: INC [BX] - ?
so word the type of a label, variable or memory
operator. The operator PTR is prefixed by

eg: INC byte PTR [BX]
INC word PTR [BX]

either Byte or word.

23. TYPE : the type operator directs the assembler to

decide the data type of a specified label and
replaces the type label by the decided

data type. For a byte-type, the assembler
give a value 1, for a word-type, the assembler
give a value 2,

eg
Add BX, type Arr.